

FIG. 1A (Prior Art)




FIG. 1B




FIG. 2 (Prior Art)

1. The present invention relates to a semiconductor device and more particularly to a memory array structure.




FIG. 3




FIG. 4